We describe the design and initial characterization of a fast (nanosecond time scale), high resolution (micron level) beam position monitoring system for use in the Cornell Electron Storage Ring (CESR). Beam position monitoring requirements at CESR include 1) precision orbit measurements in the interaction region and near the synchrotron xray beam lines, 2) monitoring of individual bunch positions during multi-bunch high energy physics (HEP) operation, 3 ) single pass measurements to monitor injected bunch oscillations and injection transients, and 4) operation at both HEP and injection current levels which vary by 5 orders of magnitude. The ready availability of electronic components with large bandwidth and dynamic range for the communications industry has allowed us to economically implement a system providing this range of capabilities.
INTRODUCTION
The Cornell Electron Storage Ring (CESR) provides colliding beams for high energy physics (HEP) research by the CLEO collaboration as well as synchrotron light to multiple beam lines for use by Cornell High Energy Synchrotron Source (CHESS). Detailed orbit measurements are critical to providing acceptable machine performance for both of these applications. Unfortunately, the present CESR beam position monitor (BPM) readout system is not suitable for continuous operation during HEP running [l] . Thus we have undertaken the design of a BPM readout system for continuous use in multi-bunch CESR operation.
Several additional issues have been identified which a new design should address. High precision measurements, at the micron level, can aid in studies of CLEO solenoid compensation for luminosity performance and also improve our ability to control the orbit near the CHESS beam lines. Overall CESR performance is strongly coupled to our injection efficiency [2] . Improving our capability to monitor injected bunch oscillations and injection transients is expected to significantly aid our efforts to improve injection. This imposes the requirements that a new system be able to operate at sub-microamp bunch currents and to make single-pass measurements of particular bunches.
BPM READOUT DESIGN
In order to satisfy the design criteria described above, a wide-band readout system has been designed that provides simultaneous readout of all 4 buttons in a CESR beam position detector. Figure l shows the major components of *Work supported by the National Science Foundation t palmer@mail.lns.corneIl.edu the new design. There are 3 primary boards per module: an analog board holding the front end and analog-to-digital converter (ADC) for each button; a timing board referenced to CESR's precision timing system clock [3] which provides overall module timing control in steps of 20 ps as well as relative beam button delay adjustments of the same size; and a digital board that controls operation of the module, handles communications with the CESR control system, and provides a digital signal processor (DSP) for on-board data processing.
Front-End Electronics
Figure 2: Design of the front-end filter along with the DVGA and ADC stages for a single button. Figure 2 shows the front-end electronics design used for each beam button. It consists of 3 sections. The first is a discrete filter network to restrict the bulk of the signal to the 300 MHz bandwidth of the National CLC5526 digital variable gain amplifier (DVGA). The DVGA supplies a gain range of -12 to 30 dB in accurate steps of 6 dB, thus meeting our dynamic range requirements. The third section is a 12-bit, 70 MSPS (300 MHz input bandwidth) CLC5957 ADC, also from National. Figure 3 shows the simulated response of the front-end filter to a typical beam button signal in CESR along with a recent measurement of the actual digitized output. The two curves are in reasonable agreement, thereby validating the basic performance of our design.
The use of separate readout chains for each of the four beam buttons requires that the individual gains be well matched to avoid significant errors in measuring the electrical center of the set. To first order, displacements from the center of the beampipe can be written as:
where the Si are individual button signals and xo is a scale length. If the Si are subject to a fractional gain error, 6, then we expect x to vary by x, N xo (6/2). For our front ends, the DVGA and ADC outputs are good to 1% over their operating range and we estimate the errors associated with the filter network to be a few percent. Figure 4 shows the timing control circuit which allows adjustment of the module timing relative to the CESR timing system clock with 20 ps granularity. The use of phaselocked loop clock generators for the 10.5 ns (AMCC4402) and 1.0 ns (CY7B991) timing steps minimizes timing jitter in the readout. 20 ps adjustments for the overall module timing and for relative timing of individual buttons are provided by a PECL programmable delay chip (MC100E195).
Timing Electronics
The relative adjustments will allow us to keep all button samples within a f 1 0 ps window. For the output waveforms as shown in Figure 3 , 10 ps corresponds to approximately 0.03% variation in the peak signal on a particular button. Using Eqn 1, this implies absolute errors of 6-8 pm due to the relative timing of the button readout. If more precision is required (eg., when comparing trajectories of different bunches), the overall module timing can be scanned through the top of the signal peak and the resulting data fitted to obtain the best estimate of the peak signal. 
On-board Signal Processing
Significant on-board processing capability is provided by an Analog Devices SHARC DSP. This capability is key to our plan for the final operational system. It allows each module to automatically determine peak position for each beam button as well as set the appropriate gain for making measurements of a particular bunch. It also provides the processing capability necessary for making betatron phase and coupling measurements which are a key diagnostic for maintaining CESR performance [4] . We are currently in the process of implementing the DSP code which is required for this level of capability.
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PRELIMINARY SYSTEM TESTS
We have conducted a number of tests using prototype readout modules that provide essentially all of the functionality of the final design except for having no local DSP.
This has let us characterize the performance of the frontend and evaluate the system's potential. Figure 5 shows a timing scan over a period that allows us to see one train each of electrons and positrons pass the BPM. The system readily resolves individual bunches except for those that have a nearby parasitic crossing point. Figure 6 shows the performance at low currents in CESR. Single pass measurements with microamp currents are possible. Finally, Figure 7 shows the vertical position measurement obtained from a series of 2048 samples acquired on successive turns. This implies that we can achieve 1pm resolution by integrating over as few as a thousand turns in CESR. 
CONCLUSIONS
We have successfully tested the prototype for a new BPM readout system for CESR. Work continues to implement the full range of capability of the new system. In particular, automated calibration and timing capability is being developed for the DSP to allow efficient autonomous readout of each detector. The first 15 modules are slated to be installed around the CESR ring later this summer.
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